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ABSTRACT
Whenever active devices are included in an electronic circuit that
is to be analyzed by a compter, appropriate models for these devices
must be developed. A lumped large-signal dynamic model of the field-
effect transistor (FET) is presented and the procedure for pointwise
linearization of this model is described. This linearized model is
suitable for use with the TRAC (Transient Radiation Analysis by Com-
puter program) network analysis program. Implementation of this
model using TRAC coding was demonstrated by programming an example
circuit for each of two basic types of field-effect transistor. The
performance of the model in simulating a basic pulse invertor circuit
was compared with actual device behavior. Suggestions for extension





A. FIELD-EFFECT TRANSISTOR CHARACTERISTIC
B. THE TRAC NETWORK ANALYSIS PROGRAM
1. General
2. Nonlinear Modelling Procedure
III. FIELD-EFFECT TRANSISTOR MODELS
A. GENERAL
B. TRIODE REGION ANALYSIS
1. Pointwise Linearization
2. Convergence Method
C. PINCH-OFF REGION ANALYSIS
1. Pointwise Linearization
2. Convergence Method
D. LUMPED PARAMETERS MODELS
1. General
2. Junction FET Model





3. Determination of Capitance Values -











When a computer is used to analyze an electronic circuit, the user,
through the input routine of the analysis program, must provide suffi-
cient information concerning the circuit parameters and device terminal
relationships to allow the network equations describing the circuit to
be determined and solved. This is a simple task for passive linear
components such as resistors, capacitors, and inductors; but active
nonlinear devices must be described to the computer analysis program in
terms of mathematical models which simulate the behavior of the device.
As field-effect transistors (FETs) have become more common in electronic
circuits, it has become increasingly important to develop accurate
models of these devices for use in computer programs used in design and
analysis of such circuits.
Small-signal FET models are easily produced for any analysis program
which includes voltage-controlled current or voltage sources as allow-
able circuit elements. Any modern basic electronics textbook [l]
includes a description of such models. These are valid only over a
small range near the bias point at which the parameters were determined.
Large-signal models, which are valid over the entire operating range of
the device, are required for dynamic analysis of logic and switching
circuits, for very accurate analysis of large-signal "linear" circuits
(such as various classes of amplifiers, limiters, and mixers), and for
special circuits in which the FET is used as a voltage-controlled
current source or as a voltage-variable resistor.

Today's circuit designer can choose from many computer-aided design
(CAD) programs which offer a great variety of features including
frequency response, time response, transfer functions, and pole and
zero locations; but all general-purpose and most special-purpose analysis
programs include the basic time-response solution of the network
equations. ECAP [2] and TRAC [3] are two such programs. ECAP is a
widely used general-purpose analysis program with time-response output
only. TRAC is the network analysis program which was used in developing
the FET models presented in this paper.
Roberts and Harbourt [4] developed piecewise linear large-signal
FET models for use with ECAP. ECAP requires that active devices be
represented by linear passive elements and controlled current sources.
Branch current-sensing switches are used to change parameter values
when going from one piecewise linear section to another. ECAP large-
signal modeling is thus inconvenient, requiring the introduction of
switches and additional network nodes and elements to generate the
piecewise approximation to the nonlinear FET characteristics. These
detract from the total network node and element capability of ECAP.
The TRAC program is much more flexible and allows the analyst to
define his own models by writing a FORTRAN subprogram in which he enters
terms directly into elements of the network matrix equations. This
paper describes the development of nonlinear models for FETs and the
procedure for determining the matrix terms using an iterative pointwise
linearization of the nonlinear FET characteristics.
The discussion here is given in terms of n-channel devices although
FETs of all types are also made with p-type channels which operate in

the same fashion with current directions and all voltage polarities
reversed. Inclusion of these complimentary types would have compli-
cated the discussion without demonstrating anything new or different.

II. BACKGROUND
A. FIELD-EFFECT TRANSISTOR CHARACTERISTICS
The theory of operation, advantages of using, and techniques of
manufacturing field-effect transistors (FETs) have been well described
elsewhere and only an introductory review of their operating character-
istics is necessary for understanding the computer model of these
devices. Extensive bibliographies of FET studies [5,6,7] have been
produced to guide researchers who require more detailed information
about the devices.
An FET is basically a piece of lightly doped semiconductor material
in which the size and shape of the conducting portion, called the
channel, is modulated by a controlling voltage to produce variable
conductance. The terminal to which the control voltage with respect to
the channel is applied is called the gate. A salient feature is the
pinch-off characteristic, in which the channel saturation current is
limited to a level determined by the controlling gate voltage.
The channel current is carried by majority carriers under the
influence of an applied electric field. Mobile carriers travel from
the end of the channel called the source, to the opposite end, the
drain, to which the attracting electric field is applied. Many FETs are
symmetrical, i.e., the source and drain ends of the channel are inter-
changeable.
In the junction field-effect transistor (JFET) , channel modulation
is accomplished by depleting its carriers by reverse-biasing of the P-N
gate-channel junction. This restricts operation of this type to the

polarity which provides this reverse bias. Since the channel is lightly
doped and the gate diffusion region is more heavily doped, small reverse
voltages on the gate are capable of depleting a large portion of the
channel.
Insulated-gate field-effect transistors (IGFETs) are surface-
controlled devices and channel modulation depends on a modification of
the charge distribution when an electric field is applied to the surface,
This field is obtained by applying a voltage to an electrode (the gate)
which is a thin metal film deposited on a solid dielectric material
insulating it from the channel. The metal is commonly aluminum and the
insulator is usually an oxide such as silicon dioxide (Si0 9 ). For this
reason IGFETs are also called MISFETs, for metal-insulator-semiconductor
FET, and the primary subgroup which uses an oxide insulator is called
MOSFET, to describe the metal-ox'de-semiconductor. structure.
The channel under the insulated gate is very lightly doped and it is
possible to apply a field large enough to invert the doping concentra-
tion. This is used to produce two different types of IGFET. If the
drain and source contacts are made at regions in which n-type material
has been diffused, a depletion-enhancement type IGFET, often called
simply a depletion type, can be made by connecting these two regions
with a lightly doped n-type channel. By immobilizing charge carriers, a
negative voltage applied to the gate depletes the channel of usable
carriers. If the field is high enough, the channel can become intristic
and inverted to p-type, completely cutting off channel current. If a
positive voltage is applied to this gate, electrons will be attracted
into the channel, enhancing its conductivity. Thus this type is capable




































Figure 1. Field-effect transistor structures: (a) Junction




The third type of FET is the enhancement IGFET. If the drain and
source n-type regions are diffused into a very lightly p-doped channel,
conduction will not take place until the channel is inverted by applying
sufficient positive voltage to the gate. The voltage at which conduction
begins is called the threshold voltage, V . Production of enhancement-
type IGFETs requires very light doping of extremely pure semiconductor
material. Manufacturers are making efforts to reduce the magnitude of
V_, as much as possible.
Simplified structure diagrams of these three types of field-effect
transistors are shown in figure 1.
The IGFET channel is laid out on a lightly doped substrate of
opposite doping type. In normal operation the substrate is connected
to the source, but often the substrate lead is brought out separately
and a bias voltage or signal may be applied, making the IGFET a four-
terminal device. Long [8] found that for several transistor types at
a variety of values of terminal voltage, channel current was nearly
independent of the substrate bias voltage, V . He reported that the
JO
only noticeable effect was (for an enhancement type device) a few
tenths of a volt variation in V for a zero to 20 volt variation in V .
Of interest to the circuit analyst are the terminal I-V relation-
ships and immitance characteristics of the device. Since the IGFET
channel current is independent or only weakly dependent on the substrate
voltage, and since in most applications the substrate and source are
interconnected, the three types of FETs can be considered as three-
terminal devices. Dual-gate MOSFETs are true four-terminal devices in
that channel current is strongly dependent upon all four terminal
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voltages. Particular device characteristics are dependent upon geome-
trical structure and placement of the two gate electrodes.
Early derivations of FET characteristics started by considering
the impurity profile of the channel and gate-channel contact. This led
to solutions valid only for the particular doping profile under consid-
eration. Sevin [9] showed that although different profiles led to
expressions of different form, all profiles, including the extreme cases,
gave approximately the same numerical result. Sevin was thus able to
choose a profile which gave a simple expression for the square-law
transfer characteristic. Middlebrook 1 s charge-control approach [10]
resulted in a simplified derivation valid for all types of FETs and gave
the same simple expression shown by Sevin. Based on this work, Angelo
[l] has set forth a set of equations describing the functional dependence





v respectively. These have been used here. Single-gate FETs have two
G
primary operating regions, the triode region in which the device behaves
as a voltage-variable resistor, and the pinchoff (or pentode) region
where the current is determined mainly by the gate voltage. The
boundary between these regions is the locus of points where the gate and
drain-to-source voltages combine to just pinch off the channel, resulting
in saturation.
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p
where V is the pinch-off voltage (that voltage which when applied to the
gate, is alone sufficient to pinch off the channel) and where Incc is a
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constant (the drain saturation current) which depends upon channel
geometry, impurity density and profile, and charge carrier mobility
(and hence temperature). Incc is defined to be the channel current, inc ;
at v
GS
= and v^ = -V
p
.
In the pinch-off region, < v„_ - V_, < v „ ,r GS P DS
Here, for an ideal device, the current is independent of v , for
l) O
v > v - V . In an actual device there is a small channel conductance,
Do Oo l
g , , in the pinch-off region, which varies with v „ in such a way as to&dp f & > GS j
always be small compared to the transconductance effect.
Equations 1 and 2 are valid for junction FETs and depletion-type
IGFETs. For 1 < v /V the channel current is essentially zero. The
GS P
JFET is restricted to operation with the gate biased so as to reverse-
bias the P-N junction. Although a forward bias destroys the junction,
transient forward voltages of a few tenths of a volt are permitted and
equations 1 and 2 apply.
The enhancement-type MOSFET has a characteristic threshold voltage,
V , instead of the pinchoff voltage Vp , but the equations are of the
same general form:
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Here K is a constant not equal to I /V since I has no meaning in
the enhancement type device where i = when v =0. K is a function
of channel geometry, doping, and effective carrier mobility.
B. THE TRAC NETWORK ANALYSIS PROGRAM
1. General
TRAC (Transient Radiation Analysis by Computer) is a digital
computer program which simulates the time response of an electronic
circuit to one or more arbitrary forcing functions. It is a special-
purpose program in that these forcing functions may be radiation stimuli
as well as electrical inputs. An extremely flexible program, it is
suitable for general network analysis in or out of a radiation environ-
ment, and has features which make it especially suitable for modelling
of nonlinear devices and components.
TRAC is capable of initializing and computing the time solution
of a large general set of simultaneous linear and nonlinear, ordinary
integral and differential equations, provided the user puts these into a
finite defference equation of specified form.
The version of TRAC available for this study was written in
FORTRAN IV and assembly language adapted for use on the IBM-360/67.
This version used 158 k bytes of storage. Information given here about
the TRAC program should be sufficient for understanding the non-standard
modelling procedure used here. Those who require detailed information
will find TRAC to be well documented in references 3 and 11.
TRAC uses the nodal analysis method which permits topological
circuit description and data entry. TRAC has built-in models for linear
circuit elements (resistors, capacitors, and inductors), current and
14

voltage sources, diodes, and bipolar junction transistors (BJTs). It
also has a routine to automatically write the nodal equations for the
network using these built-in models with topological input data, and
solves these equations for the node voltages. TRAC also calculates
branch currents and powers.
In TRAC analysis, a network is treated as a set of nodes
interconnected by network elements as shown in figure 2. The reference
(ground) node and other independent nodes are not unknown and are not
included in the analysis. The current i i(t) is defined to be the
F, K
current leaving the P node due to the voltage-current (I-V) constraints
on the k network element and the unknown node voltages, at time t.
This current has a functional relationship to the node voltage, the







The exact form of this function depends on the network topology and
the I-V relationship of the k element.
By Kirchhoff's current law (KCL) , the total current leaving
each node is zero, since no charge is stored at the node; therefore
T, i . (t) = , for each node P . (7)
k
P,k
In TRAC, the I-V relationship affecting the current leaving node P for
the k element is represented by a linear difference equation which
































Figure 2. TRAC concept of a set of nodes inter-
connected by network elements.
16

where P and Q are node numbers,
Ah _
,
(t ) is the k network element admittance contribution




v_(t ) is the voltage of node Q at time t , andQ n n
Aw , (t ) is the k network element current contribution at
if | k n
t ime t
Substituting the current form of equation 8 into equation 7, yields
another form of Kirchoff's current law:
(9)
Writing equation 9 simultaneously for each node P, in the network,
yields the matrix form:
H-V = T (10)
where V is the vector [v^ v 2> ... v , ... v^] ,
H =
£ Ah, . (t )







^i.^V 2 AwNV (k<V]
and NV is the number of dependent nodes.
The nodal admittance matrix, H, is normally nonsingular and is
a sparse matrix. Diagonal terms represent element conductances; off-
diagonal terms occur symmetrically and represent transconductances.
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TRAC proceedes to solve the matrix equation 10 repeatedly, using
automatic time step (At) control. An automatic DC initialization is
only a special case of the transient solution. In the version of TRAC
available for this study, equation 10 was solved using Gaussian elimi-
nation with pivoting although the sparseness of the matrix indicates a
more computationally efficient method could have been used.
2. Nonlinear Modelling procedure
TRAC handles the nonlinearity of the diode primary diffusion
current equation, which is an exponential function, by pointwise
linearization and a modified Newton-Raphson iteration scheme [11]. Using
this standard diode model, a modified Ebers-Moll transistor model for a
BJT is constructed using two diode standard models and two controlled
current sources. TRAC has a capacity for thirty of these diode or
transistor models to be used in any network. The TRAC User's Guide,
reference 3, describes how models can be constructed for zener diodes,
unijunction transistors (UJTs), silicon control rectifiers (SCRs), and
four-layer PNPN switches. These non-standard models are combinations of
the TRAC built-in diode, transistor, and linear element models. It is
significant that no such model is suggested for any type of field-effect
transistor.
Any mathematical model of any field-effect transistor must
involve a square-law transfer function rather than the exponential
function characteristic of the diffusion current devices. Thus the
only nonlinear equation built into TRAC is inappropriate for modelling
of field-effect transistors, and no combination of the TRAC standard
built-in models will suffice.
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The TRAC program achieves its remarkable flexibility by calling
a user-written FORTRAN language subroutine in which the user has access
to nearly all the program variables during program execution at four
separate times during each iteration. This is where the user can enter
any function (such as the square-law transfer function for the FET) and
the statements for calculating and entering terms directly into the
network matrix equations. The equations describing the mathematical
model must be written as linear difference equations of the form of
equation 8. The Ah and Aw terms are then computed and entered directly,
19

III. FIELD-EFFECT TRANSISTOR MODELS
A. GENERAL
A good model must posses two important attributes: it must
accurately simulate the device characteristics over the range of
intended use, and it must be computationally efficient. It is also
desireable that required device parameters be economical to obtain,
either provided on the manufacturer's specification sheet or easily
measured.
The pointwise linearization method employed here generates a linear
small-signal model at each step in the time solution. Of course it is
not economical to measure device characteristics at each of the possible
operating points, nor would storage and retrieval of these parameters
lend itself to computational efficiency. The parameters appropriate to
each point are better determined by partial differentiation of the
device I-V expressions and evaluation of these derivatives at that
point. If the functions involved are continuous and accurately express
device behavior, a simple iterative scheme can be devised and conver-
gence criteria chosen to give a very high degree of accuracy at all
points.
Equations 1 and 2 express the I-V relationships for junction FETs
and depletion-type IGFETs. These equations have the advantage of being
equal at the locus of points v = v - V , which describes the
boundary between the triode and pinch-off operating regions. The slopes




B. TRIODE REGION ANALYSIS
1. Pointwise Linearization
In the triode region, < v < v V
,
partial differenti-













At an arbitrary point (VDS, IDS) on the output characteristics curves,






- VDS) + IDS (12)




2 (VGS V - 2 VDS (13)
Use of FORTRAN notation for TRAC variables from this point is
more convenient and adds clarity. In TRAC notation, the array terms are
denoted by
ih
P,Q,k (tn> " H(P ' Q) and
iw
p,k<V s T < p> •
Putting equation 12 into the form of equation 8 and using FORTRAN
notation for the variables, gives
i = (GDS) v (t ) + (-GDS) v (t ) - (GDS * VDS - IDS)
DS D n b n












Figure 3. Triode region convergence procedure showing
one iteration from initial point P to the
first trial solution point, P .
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H(D, D) = GDS
H(D, S) = -GDS
T(D) = GDS * VDS - IDS
and H(S, D) = -GDS
H(S, S) = GDS
T(S) = IDS - GDS * VDS
where D and S are the network node numbers to which the drain and
source, respectively, of the k field-effect transistor are connected.
2. Convergence Method
Choice of the starting point, (VDS
ft
, IDS„) in figure 3 is
arbitrary but the TRAC DC initialization program begins with all node
voltages set equal to zero. During the time solution it is both
logical and convenient to start each new time step t using the voltages
V(t .) calculated at the previous time, t , , at which a solution was
n-1 n-1
accepted. These voltages are automatically updated by TRAC each time
a new time solution is accepted and time is advanced by the current
value of At.







and VDS = v - v (15)
where v . v^, and v are the current, or trial solution values, of theGDS
FET terminal voltages. GDS is given by equation 13. Then let








Using these values, the matrix terms described above are then entered


















The load line shown in figure 3 represents the linearization of
the I-V relationship of the equivalent circuit of the external network
looking in at the nodes to which the source and drain are connected.
The only thing known about this line is that if the point (VDS, IDS)
satisfies the network matrix equation, then this load line will pass
through (VDS, IDS). In any case, this load line will pass through the
first trial solution point, (VDS,, IDS.), which is determined by
substituting the trial solution into equations 15 and 16. This
represents a return to the output curve for v = VGS. along a line
Go J-
of constant voltage, VDS.. . This new point is used to calculate
(VDS 9 , IDS_), the next iteration, by the same procedure. This process
is iterated until the convergence criteria,
I VDS - v +v U 6 and
1 D S 1





are satisfied, where § is a small, arbitrary constant. At this time the
trial solution is accepted, and the TRAC program updates the program
variables and time is incremented by At to t . . The above procedure
is then repeated for this next time step.
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C. PINCH-OFF REGION ANALYSIS
1. Pointwise Linearization
In the pinch-off region, < v„„ - V„ < v „ , 1 _ for an idealv & > GS P DS ' DS
device is given by equation 2. In an actual FET, 1 in the pinch-off
region is not completely independent of v . The magnitude of this
Do
effect depends on the design of the transistor. The gradual increase
in i „ with increasing v is partly due to the fact that channel
DS 6 DS v y
length does not remain constant under pinch-off conditions as was
assumed in the theoretical analysis leading to equation 2, but decreases
slightly with increased voltage. This has a greater effect in short-
channel devices designed for high-frequency applications. It can be
neglected in audio FETs. This non-zero slope, g , can easily be mea-
sured at any bias point, and for a small-signal model, incremental
drain current is given by
i = e v + g v
ds 6m gs 6d ds
For large-signal modelling by pointwise linearization, the functional
relationship i = f(v , v ), must be known in analytic form. The
Do Go Do
partial derivative dinc /dv__ can then be evaluated exactly as it was in
the triode region case. This functional relationship is not known in
general but can be approximated empirically for a given device by mea-
surements, if the desired degree of accuracy so requires.
Since in equation 2 i is independent of V
,
g is zero, and





















This is the slope of the transfer characteristic curve, figure 4. At a















Putting equation 19 into the form of equation 8,
W'J = <GM ) vP<t„) + < _GM > vc( tJ - (GM * VGS - IDS) .DS n G n S n
As in the triode region, i^^) = i^t^) and i
Sjk(tn) = - i^t^) .
Therefore
H(D, G) = GM
H(D, S) = -GM
H(S, G) = -GM
H(S, S) = GM
T(D) = GM * VGS - IDS
T(S) = -GM * VGS + IDS
where D, S, and G are the network node numbers to which the drain,
source, and gate, respectively, of the k FET, are connected.
2. Convergence Method
Convergence is achieved in the pinch-off region by the same









and GM is calculated by evaluation of equation 20. Then IDS is given by
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IDS -I 1*1-=*? • (22)
DSS L v J
Starting at this point, (VGS, IDS), the above values are used to
determine the matrix terms in equation 10 which is solved for a trial
solution,
V = [vlf v 2 , ..., Vj) , vg , vG , ..., vNy]
T
.
The trial solution value v is compared with the value of VGS to
GS
determine if convergence has been achieved, in which case the
solution is accepted and program variables updated and time incremented,
If convergence is not achieved, the solution proceeds back to equation
21 using the trial solution values to determine the next point
(VGS
1
, IDS.) and a new value for GM.
D. LUMPED- PARAMETER MODELS
1. General
A physical device such as an FET operates by propagation of
fields and movement of charge carriers between points in space. This
propagation and motion takes time which results in delays in trans-
mission of information between the device terminals. The interaction
of fields and charge carriers in an FET is distributed throughout the
entire active channel under the gate. Thus exact simulation of the
behavior of this device requires a model in which both time and space
variables are included. The models described in this section do not
provide time delay and lumped analysis is used.
Reference 12 describes a distributed IGFET model and an
associated computer program which includes space variables as well as
28

time to simulate IGFET behavior to high precision. This model is valu-
able for analysis of extrinsic effects and as an aid to design by
prediction of the characteristics of proposed FET designs. This type
of analysis model is incompatable with available second-generation
network analysis programs since these programs require that distributed
effects be lumped into discrete network elements.
In figure 1 it can be seen that the active channel under the
gate in each of the three types of FET has a voltage drop distributed
along its entire length. Thus voltage-dependent capacitance and
leakage effects are distributed and continuously variable along the
gate-to-channel interface.
2. Junction FET Model
Consider how the JFET gate appears to an external circuit. The
channel depletion effect is distributed along the length of the gate
P-N junction. This junction is reverse-biased and appears as a
distributed capacitance with a high shunt resistance. The device
control voltage is that which appears across this capacitance and is not
necessarily equal to the input voltage due to the time required to
discharge or charge this capacitance through the gate bulk semiconductor
resistance. This capacitance must be split between the drain end of
the channel and the source end to get the required lumped model. It is
not equally distributed since the drain and the source are biased
differently with respect to the gate in normal operation. The portion
of the junction near the drain end of the channel is normally strongly








Figure 5. Lumped field-effect transistor models.




v . This capacitance and the associated shunt conductance can be
Go
modelled using the TRAC standard capacitor model which includes pro-
vision for a shunt resistor.
The source end of the junction is less strongly reverse-biased
or even slightly forward-biased, depending on the instantaneous value
of v . It exhibits the voltage-variable capacitance and conductance
Gb
properties of an ordinary P-N junction diode. A lumped model of this
gate-to-source junction can be produced by using the TRAC standard
built-in model for a junction diode to simulate these effects.
These lumped approximations are shown in figure 5(a). The
drain-source circuit has no current paths to the gate except for the
leakage and capacitve effects mentioned above. Transconductance and
output conductance are simulated by the nonlinear current source, i_ Q ,
which is modelled by pointwise linearization as described earlier. The
drain circuit capacitance is lumped into C, and is represented by the
TRAC standard capacitor model.
3. Insulated-Gate FET Lumped Model
Figure 1 shows that the gate of an IGFET resembles a parallel-
plate capacitor with a thin dielectric layer. The dielectric results
in a very low gate conductance, and since the thickness is constant,
the distributed capacitance is uniform along the channel and independent
of v . This capacitance can be split between the source and drain
GS
ends of the channel and both lumped capacitors simulated by the TRAC
standard capacitor model. This approximation is shown in figure 5(b).
This model can be used for both depletion-type and enhancement-type
IGFETs, the only difference being in the expressions used to obtain the
linearization of inc . Equations 4 and 5 which are applicable to theI/O
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enhancement-type IGFET are of the same form as equations 1 and 2
respectively, for the depletion-type IGFET. Thus the pointwise lineari-







Accurate simulation of FET circuits requires not only a model
of suitable form but also accurate parameter data to be used with the
model. It would be ideal if the required information could be obtained
from the manufacturer's specification sheet for a particular device.
With present fabrication techniques useable FETs of a particular type
are produced with a wide spread of parameter values; to demand close
tolerances would result in low yields. Therefore specification sheets
list a range or "typical" parameter value, and where a particular
parameter is critical to some aspect of performance, a maximum or mini-
mum value is listed. This insures that any given device of that type
will meet certain minimum performance criteria although many will exceed
them.
Often the circuit being analysed must be insensitive to para-
meter variations and must perform satisfactorily under worse-case
conditions. In such a case, the maximum, minimum and typical values
given on the specification sheet can be used as a starting point for
worst-case and sensitivity analysis. In other cases the circuit to be
simulated will be one in which the circuit is to be carefully adjusted
for optimum performance with a particular device installed. In this
case all critical parameters must be carefully measured to insure
accurate simulation. Reference 4 describes methods of measuring FET
parameters. Noncritical values may be taken from the specification
sheet, if available, or estimated.
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2. Nonlinear Element Parameters
The pinch-off voltage, V , and the drain saturation current,
I , are two of the parameters required in the models presented here.
While I^„„ is very easily measured it is difficult to measure V with
DSS P
much accuracy, since the transconductance and current become very small
as V is approached. We can determine V much more accurately by mea-
suring a different parameter. For the pinch-off region, the transcon-


















Since g is easily determined at the same bias point as I they can
°max v DSS
be measured simultaneously. The circuit used in this study to measure
these values is shown in figure 6. Table I lists parameters determined
by this method for two types of FETs chosen for this study. Accuracy is
TABLE I
Parameter values for two types of field-effect transistors
FET L„„ g V„ C C\ C,DSS &max P gs dg ds
^pe (mA) damho) (volts) (pf) (pf) (pf)
2N3819 (JFET) 4.1 4000 -2.05 8. 4. 4.







f = 1 kHz

















Figure 6. Circuit for simultaneous measurement
of I^„„ and gDSS 6max
2000 fi
R,
Figure 7. Pulse inverter circuit. Node numbers
used in the TRAC program are encircled.
EI(k) is the FORTRAN coding for the kth
grounded voltage source. The rtodes G,
Si, and S2 are not independent nodes and
do not enter into the set of simultaneous
equations solved by TRAC analysis.
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indicated by the number of significant figures used. Results must be
interpreted with caution since the computer program expresses numerical
results to many more significant figures than can be justified on the
basis of the model and accuracy of the empirically determined parameters.
In modelling the junction FET, a TRAC built-in diode model has
been used. This model requires that the parameter Incc be supplied.God
I may be determined by shorting the drain to the source, applying a
Goo
reverse bias, and measuring the source-to-gate current under this
condition. If the FET is never to be operated in a forward-biased
condition, this parameter is not critical since the current will be
insignificant, and the value may be taken from the specification sheet.
3. Determination of Capacitance Values
The models presented in figure 5 have three capacitance values
which must be determined: C , C, . and C, . The TRAC diode model used
gs dg' ds
in the JFET also requires a value for C n , the maximum at v = ofdu Go
the voltage-variable diode capacitance. This is the bias level at
which C. and C are measured. The input capacitance, C. , theiss rss iss
output capacitance, C , and the reverse-transfer capacitance, C ,
oss rss
were very small for the two FETs used in this study. While it would
have been possible to measure these values, they were taken from the
specification sheets. The capacitances required in the model can be
determined from these parameters. Since C. is the input capacitancelSb
with the drain shorted to the source, C. = C + C, . Similarily,iss gs dg
C = C + C and C = C, . These relationships can be solved for




c , = cdg rss
C = C. - C
gs iss rss
C , = C - C
as oss rss
Values determined for these capacitors are shown in table I. In the
FET, C is supplied to the diode model, which automatically varies
8 s
gate capacitance with voltage.
B. MODEL PERFORMANCE
Large-signal dynamic models, while capable of simulating the opera-
tion of small-signal amplifiers and other small-signal circuits, are
more importantly capable of simulating switching transients. For this
reason the simple pulse-inverter circuit shown in figure 7 was chosen
to demonstrate the ability of the proposed models to simulate device
behavior accurately. This circuit was coded for TRAC analysis and was
physically constructed with the same FETs which had been used in para-
meter determinations. Waveforms were observed and signal levels
recorded to provide a basis for evaluation of model performance.
Figure 8 shows the junction FET model response to a 0.35-microsecond
pulse with a rise time of 5 picoseconds. The input pulse level went from
V to zero to turn on the device. Comparison of model transient response
to actual transient response is summarized in table II.
The acutal device was pulsed by a Datapulse type-101 pulse
generator which has a 5-nanosecond rise time. The voltages v and
Go
v were displayed on a Tektronix type-551 dual trace oscilloscope
DS













Figure 8, Junction FET model response to a 0.35 micro-
second input pulse of a 5 nanosecond rise time,
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time of 0.006 microseconds was installed. Measurements were made with
compensated RF probes but no other attempt was made to reduce stray
capacitance in the circuit.
The computer programming for the model of this circuit is included
in Appendix A. Subroutine TRAEQ is called by TRAC to supply the re-
quired matrix terms for the nonlinear portion of the model.
TABLE II
Comparison of switching levels and transients
for FET model and actual device






DS DS delay Time delay Time
(volts) (volts) (u,sec) (p,sec) (|j,sec) (^sec)
2N3819 JFET
actual 6.8 15.0 0.018 0.102 0.011 0.100
model 6.83 14.99 0.0135 0.055 0.005 0.075
40468A IGFET
actual 1.8 15.0 0.016 0.020 0.005 0.070
model 1.40 14.79 0.0 0.006 0.0 0.005
Figure 9 shows the IGFET model response to a similar exitation.
The input pulse level was changed to match V for the IGFET. Perfor-
mance comparison with the actual circuit is included in table II. Rise
time was much faster with this FET since it is a high-frequency type.
Measurements were made with the same equipment described above. Sub-
routine TRAEQ was the same as that used for the JFET. The TRAC data
deck was modified to enter data appropriate to the type 40468A
parameters.
Table II shows that in most cases the compared values were reason-

















»«lel response to a 35 m -H x e of 5 nannt, , _ ^.-0 icro-nanosecond ri se time.
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lower in the model than in the actual device. This was attributed to
the determination of Incc and g by using a CW signal at zero gateDub TIlclX
bias which generated quite a lot of heat. This resulted in using a
value for I~ QQ in the model which was valid for a temperature higher
than was actually present during the low-duty-cycle pulsed operation of
the inverter circuit. Even so, the value obtained was well within the
expected parameter spread for this device type.
Actual rise and fall times were consistantly greater than simulated
values. This was to be expected since circuit stray capacitance was
not included in the model circuit. Except when the FET is part of an
integrated circuit, stray capacitance will be significant compared to
device internal capacitances, and should be included where rise and fall
times are critical.
The delay times in the JFET model response were due to the time
constant associated with the charge storage capacitance which is in-
cluded in the TRAC diode model. This resulted in a short spike which
can be seen in figure 8 at the switch-on point. Actual circuit delay
times were quite small. Delay times in the IGFET model response were
zero since no delay was included in the model.
TRAC permits as many as 200 iterations before signaling nonconver-
gence of nonlinear models. Observation of intermediate results during
the TRAC solution revealed that usually not more than two iterations






The field-effect transistor models proposed here simulated actual
device behavior quite well over the normal large-signal operating range
associated with switching circuits. For a reasonably accurate simula-
tion the parameters required for the model were few and easily deter-
mined. The models are fully compatable with TRAC, a very flexible
network analysis program, and converged rapidly, as was expected, result-
ing in computational efficiency. These models lack a time-delay feature
but otherwise have excellent transient behavior.
Emphasis was placed on empirical determination of parameters; how-
ever these might also be determined from the material characteristics
and structural geometry of the device being modelled.
B. SUGGESTIONS FOR FURTHER STUDY
1. Simulation of Multiple-Device Circuits
While the circuit chosen to demonstrate the models was a single-
device network, the matrix terms which were derived are applicable to
any number of devices in the same network. The expressions were given
in terms of the general gate node, source node, and drain node. Where
more than one FET is included in a circuit the appropriate network node
numbers must be assigned for each terminal. Where leads from more than
one FET are connected to the same set of nodes the more general expres-
sion for adding the k FET contribution is H(P, Q) = H(P, Q) + H(P, Q),.
No coding problems should arise but convergence may be a problem in




2. Dual-gate IGFET Simulation
Drain current in a dual-gate IGFET is a function of v and the
voltages on the two gates. An approximate analytical expression for
this functional relationship must be obtained to implement pointwise
linearization. One of the problems anticipated is that there is no sim-
ple division into operating regions as in the case of the single-gate
IGFET. Since there are two independent gate electrodes there are several
operating conditions possible at each point along the channel: further-
more, these conditions can exist simultaneously at different points in
the same structure. A particular set of boundary conditions applies to
the continuity equation for each possible combination of channel condi-
tions.
3. Temperature Effects
I „„> V" , and V are related to carrier mobility which is tem-
DSS' P' T '
perature dependent. TRAC includes temperature effects in its diode and
bipolar junction transistor models and the temperature can be varied as
a function of time and network variables by statements in the TRAEQ
subroutine deck. Given expressions for parameter temperature dependence
it should be simple to extend these models to include temperature
effects.
4. Other Factors Affecting Model Accuracy
The models presented here assumed negligible output conductance
in the pinch-off region. Further work is required to develop an approx-
imate analytical expression for this conductance which can be linearized
to provide a more accurate solution in the pinch-off region.
If a FET is to be operated outside of its normal range, it is
necessary to include breakdown effects. It is possible that these
43

effects could be modelled using standard TRAC elements. The possibility
of handling destructive breakdown by logical programming in the TRAEQ
subroutine can be investigated.
In an actual device the active channel must be extended beyond
the gate area to permit the source and drain contacts to be attached.
Since the channel is lightly doped this adds significant bulk resistance
to each of the terminals of the device. Further, there are small
contact potentials which have been neglected. These and other extrinsic
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